
NXP Semiconductors
PRTR5V0U2D
Ultra low capacitance double rail-to-rail ESD protection
8. Package outline
3.1
2.7
1.1
0.9
6
5
4
0.6
0.2
3.0
1.7
2.5
1.3
pin 1 index
1
2
3
Dimensions in mm
0.95
1.9
0.40
0.25
0.26
0.10
04-11-08
Fig 6.
Package outline SOT457 (SC-74)
9. Packing information
Table 9. Packing methods
The indicated -xxx are the last three digits of the 12NC ordering code.
[1]Type number
Package Description
Packing quantity
3000
10000
PRTR5V0U2D SOT457
4 mm pitch, 8 mm tape and reel; T1
4 mm pitch, 8 mm tape and reel; T2
-115
-125
-135
-165
PRTR5V0U2D_1
[1]
[2]
[3]
For further information and the availability of packing methods, see
Section 13 .T1: normal taping
T2: reverse taping
? NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 01 — 28 April 2009
8 of 12